Concurrent testing technique for digital circuits
File(s)
Date
1988Author
Saluja, Kewal K.
Sharma, Rajiv
Kime, Charles R.
Metadata
Show full item recordPermanent Link
http://digital.library.wisc.edu/1793/10334Description
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Citation
Saluja, K. K., Sharma, R., & Kime, C. R. (1988). Concurrent Testing Technique For Digital Circuits. Ieee Transactions On Computer Aided Design Of Integrated Circuits And Systems, 7(12), 1250-1260.